



# ***Intel<sup>®</sup> 830M4 Development Platform***

***Schematic Diagrams***

***October 2004***

***Revision 1.1***



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

The Intel® 830M4 Development Platform may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

MPEG is an international standard for video compression/decompression promoted by ISO. Implementations of MPEG CODECs, or MPEG enabled platforms may require licenses from various entities, including Intel Corporation.

This Schematic Diagrams as well as the software described in it is furnished under license and may only be used or copied in accordance with the terms of the license. The information in this manual is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by Intel Corporation. Intel Corporation assumes no responsibility or liability for any errors or inaccuracies that may appear in this document or any software that may be provided in association with this document.

Except as permitted by such license, no part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the express written consent of Intel Corporation.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature may be obtained by calling 1-800-548-4725 or by visiting Intel's website at <http://www.intel.com>.

AnyPoint, AppChoice, BoardWatch, BunnyPeople, CablePort, Celeron, Chips, CT Media, Dialogic, DM3, EtherExpress, ETOX, FlashFile, i386, i486, i960, iCOMP, InstantIP, Intel, Intel Centrino, Intel logo, Intel386, Intel486, Intel740, IntelDX2, IntelDX4, IntelSX2, Intel Create & Share, Intel GigaBlade, Intel InBusiness, Intel Inside, Intel Inside logo, Intel NetBurst, Intel NetMerge, Intel NetStructure, Intel Play, Intel Play logo, Intel SingleDriver, Intel SpeedStep, Intel StrataFlash, Intel TeamStation, Intel Xeon, Intel XScale, IPLink, Itanium, MCS, MMX, MMX logo, Optimizer logo, OverDrive, Paragon, PC Dads, PC Parents, PDCharm, Pentium, Pentium II Xeon, Pentium III Xeon, Performance at Your Command, RemoteExpress, SmartDie, Solutions960, Sound Mark, StorageExpress, The Computer Inside., The Journey Inside, TokenExpress, VoiceBrick, VTune, and Xircom are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2004, Intel Corporation



# Contents

---

- 1 Introduction ..... 5
  - 1.1 Intended Audience ..... 5
  - 1.2 Schematics ..... 5

## Revision History

---

Date	Revision	Reference #	Description
August, 2004	1.0	C87074-001	Initial release of this document.
October, 2004	1.1	C87074-002	Updated Board revision. Added New Audio Chip STAC9766 - pg 28 of the schematics Fixed VCCP Load Line Fix audio GND connection; resistor R2D2 & R2E10, removed the Empty population - pg. 28 of the schematics Add a 1uF Capacitor and a 22-kohm resistor to the RTCRST# signal as RC delay circuit - pg. 18 of the schematics Changed R8J4 to 174 ohm, 1% to fix the load line issue - pg. 39 of the schematics

# Introduction

---

# 1

This document provides schematic diagrams for the Intel<sup>®</sup> 830M4 Development Platform system components.


## 1.1 Intended Audience

The Schematic Diagrams are intended to provide detailed, technical information about the Intel<sup>®</sup> 830M4 Development Platform and its components to the system integrators, engineers and technicians who need this level of information. The Schematic Diagrams are not intended for general audiences outside the technical ranks mentioned above.

## 1.2 Schematics

Schematic diagrams are provided on the following pages.


8		7		6		5		4		3		2		1					
D	PAGE	CONTENTS										REVISIONS							
	1	COVER PAGE										REV	DESCRIPTION	DFT	DATE	CHK	DATE	APVD	DATE
	2	MAINBOARD ARCHITECTURE										-002	NEW AUDIO CHIP						
	3	PWR DIAGRAM										C	FIX VCCP LOAD LINE						
	4	CLOCK GENERATOR											FIX AUDIO GND CONNECTION						
	5	MOBILE CELERON										D	ADD CAP TO RTCRST CK						
	6	MOBILE CELERON PULLUPS											CHANGE LOAD LINE SETTING						
	7	CPU CAPS											RESISTORS IN VCCP SUPPLY						
	8	THERMTRIP																	
	9-13	GMCH-M																	
C	14	I2C PULLUPS										INTEL(R) 830M4 LV/ULV CELERON/830M/ICH4  FAB D SCHEMATIC REV 1.00							
	15	SODIMM CONNECTOR																	
	16	SYSTEM MEMORY - DOWN																	
	17-18	ICH4																	
	19	ICH4 PULLUPS																	
	20	USB WAKE POWER																	
	21	USB CONNECTORS																	
	22	82562 ETHERNET PHY																	
	23	LAN CONNECTOR/MISC																	
	24	FIRMWARE HUB																	
B	25-26	SIO/SERIAL										THIS SCHEMATIC IS PROVIDED "AS-IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLE. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED HEREIN. INTEL DISCLAIMS ALL LIABILITY, INCLUDING LIABILITY FOR INFRINGEMENT OF ANY PROPRIETARY RIGHTS, RELATING TO USE OF INFORMATION IN THIS SPECIFICATION. INTEL DOES NOT WARRANT OR REPRESENT THAT SUCH USE WILL NOT INFRINGE SUCH RIGHTS.							
	27	DVOB/C/AGP INTERFACE																	
	28	AUDIO CODEC																	
	29	AUDIO CONNECTORS																	
	30	SYS MONITOR / FAN CONTROL																	
	31	PS/2 FRONT PANEL																	
	32	82551 ETHERNET																	
	33-35	PCI																	
	36	SDRAM TERMINATIONS																	
	37	IDE CONNECTORS																	
A	SEE COVER SHEET FOR SCHEMATIC DOCUMENT NUMBER										NOTES:								
											1. THIS SCHEMATIC DOCUMENTS THE GENERIC PRODUCT WITH ALL POSSIBLE CONFIGURATIONS. PLEASE REFER TO SPECIFIC PRODUCT PBA EPLS FOR ITEMS SHOWN AS OPTIONAL IN THE SCHEMATIC.								
											2. RESISTORS ARE IN OHMS UNLESS OTHERWISE SPECIFIED.								
											3. VCC = +5V UNLESS OTHERWISE SPECIFIED.								
											4. * SUFFIX INDICATES ACTIVE LOW SIGNAL.								
											5. \I SUFFIX INDICATES SIGNAL EXITS HIERARCHICAL BLOCK.								
											6. THIS DOCUMENT ALSO EXISTS ON ELECTRONIC MEDIA.								
											BOM RELEASE DATE								
											SIGNATURE								
											DATE								
DRN BY																			
CHK BY																			
ENGR																			
APVD																			
APVD																			
PB NUMBER C68533-004																			
intel																			
5200 NE ELAM YOUNG PARKWAY HILLSBORO, OR 97124-6497																			
TITLE																			
SCH, PBA, 830M4																			
DOCUMENT NUMBER																			
PAGE																			
REV																			
1/52																			
1.0																			
DRAWING																			
Wed Oct 13 09:11:33 2004																			
8		7		6		5		4		3		2		1					




















THIS DRAWING CONTAINS  
 INFORMATION THAT HAS NOT  
 BEEN VERIFIED FOR  
 MANUFACTURING AS AN END USER  
 PRODUCT. INTEL IS NOT  
 RESPONSIBLE FOR THE MISUSE  
 OF THIS INFORMATION.


DRAWING  
 Wed Oct 13 09:11:35 2004

# THERMTRIP


DOCUMENT NUMBER	PAGE	REV
	8	1.0

[PAGE\_TITLE=THERMTRIP\_CIRCUIT]






THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.








NOTE:  
TRACE FOR POWER DELIVERY  
SHOULD HAVE THE FOLLOWING  
SPECS FOR APPROX. 1 OHM OF  
RESISTANCE:  
1/2 OZ COPPER  
4 MIL TRACE WIDTH  
4" LONG

45 39 12 11 9 7 6 5 41 40 IN U\_IP2\_VTT\_CORE

NOTE:  
UCC/2 FOR H.L. 1.0  
350MV FOR H.L. 1.5

18 17 12 9 6 41 IN U\_IP8\_CORE

CAD NOTE:  
PLACE CLOSE  
TO GMCH



CAD NOTE:  
PLACE NEXT  
TO GMCH-M

ABOVE RESISTOR  
SHOULD MATCH  
BOARD IMPEDANCE.

4 IN CK\_66M\_GBINCLK

U4F1  
82830\_GMCH

HL<0>  
HL<1>  
HL<2>  
HL<3>  
HL<4>  
HL<5>  
HL<6>  
HL<7>  
HL<8>  
HL<9>  
HL<10>  
HL\_PSTB  
HL\_PSTB\*  
HLREF  
HL\_RCOMP  
GBOUT  
GBIN

6 OF 6  
REV 1.0

VCCA\_DPLL0  
VSSA\_DPLL0  
VCCA\_DPLL1  
VSSA\_DPLL1  
VCCA\_CPLL  
VCCA\_HPLL  
VSSA\_HPLL  
VSSA\_CPLL  
GBOUT  
GBIN

AC20  
AE20  
F25  
G24  
G7  
AE5  
AD7  
GB  
AD24  
AG26

GMCH\_IP2\_DPLL0\_RL  
GMCH\_IP2\_DPLL1\_RL  
CK\_66M\_GBOUTCLK\_R

L3F1  
.10UH  
IND  
L6F1  
.10UH  
IND  
C4F1  
100UF  
25V  
X7C  
603  
C4F2  
100UF  
25V  
X7C  
603  
C4F5  
100UF  
25V  
X7C  
603  
CSN21  
100UF  
25V  
X7C  
603

2R4E14 1  
5%  
CH  
51  
402

CK\_66M\_GBOUTCLK

THMT  
HS4F1  
HEATSINK\_AP  
PIN1  
PIN2  
PIN3  
PIN4  
HEAT\_SINK

THIS DRAWING CONTAINS  
INFORMATION THAT HAS NOT  
BEEN VERIFIED FOR  
MANUFACTURING AS AN END USER  
PRODUCT. INTEL IS NOT  
RESPONSIBLE FOR THE MISUSE  
OF THIS INFORMATION.

DRAWING


Wed Oct 13 09:11:38 2004

GMCH-M CORE

GMCH-M

DOCUMENT NUMBER	PAGE	REV
	13	1.0





36 B1 SM\_MD\_RAM<63..0>

10 IN SM\_CLK2  
10 IN SM\_CKE2  
15 10 IN SM\_WE#  
10 IN SM\_CS2#  
15 10 IN SM\_RAS#  
15 10 IN SM\_CAS#

U7F1  
SDRAM16MX16

38 CLK  
37 CKE  
16 WE  
19 CS  
18 RAS  
17 CAS

39 UDQM  
15 LDQM  
20 BA0  
21 BA1

12 36 A12  
11 35 A11  
10 34 A10  
9 33 A9  
8 32 A8  
7 31 A7  
6 30 A6  
5 29 A5  
4 28 A4  
3 27 A3  
2 26 A2  
1 25 A1  
0 24 A0

VCC3=1, 14, 27  
VCC30=3, 9, 43, 49  
GND=28, 41, 54  
GND0=6, 12, 46, 52  
NC=40  
VCC3=U\_3P3\_STR  
VCC30=U\_3P3\_STR  
GND0=GND

D015 53 15  
D014 51 14  
D013 50 13  
D012 49 12  
D011 47 11  
D010 45 10  
D09 44 9  
D08 42 8  
D07 13 7  
D06 11 6  
D05 10 5  
D04 8 4  
D03 7 3  
D02 5 2  
D01 4 1  
D00 2 0

IC

U7F2  
SDRAM16MX16

38 CLK  
37 CKE  
16 WE  
19 CS  
18 RAS  
17 CAS

39 UDQM  
15 LDQM  
20 BA0  
21 BA1

12 36 A12  
11 35 A11  
10 34 A10  
9 33 A9  
8 32 A8  
7 31 A7  
6 30 A6  
5 29 A5  
4 28 A4  
3 27 A3  
2 26 A2  
1 25 A1  
0 24 A0

VCC3=1, 14, 27  
VCC30=3, 9, 43, 49  
GND=28, 41, 54  
GND0=6, 12, 46, 52  
NC=40  
VCC3=U\_3P3\_STR  
VCC30=U\_3P3\_STR  
GND0=GND

D015 53 31  
D014 51 30  
D013 50 29  
D012 49 28  
D011 47 27  
D010 45 26  
D09 44 25  
D08 42 24  
D07 13 23  
D06 11 22  
D05 10 21  
D04 8 20  
D03 7 19  
D02 5 18  
D01 4 17  
D00 2 16

IC

U7E1  
SDRAM16MX16

38 CLK  
37 CKE  
16 WE  
19 CS  
18 RAS  
17 CAS

39 UDQM  
15 LDQM  
20 BA0  
21 BA1

12 36 A12  
11 35 A11  
10 34 A10  
9 33 A9  
8 32 A8  
7 31 A7  
6 30 A6  
5 29 A5  
4 28 A4  
3 27 A3  
2 26 A2  
1 25 A1  
0 24 A0

VCC3=1, 14, 27  
VCC30=3, 9, 43, 49  
GND=28, 41, 54  
GND0=6, 12, 46, 52  
NC=40  
VCC3=U\_3P3\_STR  
VCC30=U\_3P3\_STR  
GND0=GND

D015 53 47  
D014 51 46  
D013 50 45  
D012 49 44  
D011 47 43  
D010 45 42  
D09 44 41  
D08 42 40  
D07 13 39  
D06 11 38  
D05 10 37  
D04 8 36  
D03 7 35  
D02 5 34  
D01 4 33  
D00 2 32

IC

U7G1  
SDRAM16MX16

38 CLK  
37 CKE  
16 WE  
19 CS  
18 RAS  
17 CAS

39 UDQM  
15 LDQM  
20 BA0  
21 BA1

12 36 A12  
11 35 A11  
10 34 A10  
9 33 A9  
8 32 A8  
7 31 A7  
6 30 A6  
5 29 A5  
4 28 A4  
3 27 A3  
2 26 A2  
1 25 A1  
0 24 A0


VCC3=1, 14, 27  
VCC30=3, 9, 43, 49  
GND=28, 41, 54  
GND0=6, 12, 46, 52  
NC=40  
VCC3=U\_3P3\_STR  
VCC30=U\_3P3\_STR  
GND0=GND

D015 53 63  
D014 51 62  
D013 50 61  
D012 49 60  
D011 47 59  
D010 45 58  
D09 44 57  
D08 42 56  
D07 13 55  
D06 11 54  
D05 10 53  
D04 8 52  
D03 7 51  
D02 5 50  
D01 4 49  
D00 2 48

IC

15 10 IN SM\_MA<12..0>  
15 10 IN SM\_BA<1..0>  
15 10 IN SM\_DQM<7..0>

# MEMORY DECOUPLING




THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


128MB 133MHZ SDRAM  
SYSTEM MEMORY - DOWN





DRAWING

Wed Oct 13 09:11:41 2004

DOCUMENT NUMBER	PAGE	REV
	15	1.0








THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.












# SP\_JACK



# LAN E2 PROM



# LAN DECOUPLING



THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

DRAWING  
Wed Oct 13 09:11:43 2004

LAN CONNECTOR / MISC

DOCUMENT NUMBER	PAGE	REV
	23	1.0

8 7 6 5 4 3 2 1

D

D

C



C

B

B

A


A




DRAWING  
Wed Oct 13 09:11:43 2004

4MBIT FIRMWARE HUB


DOCUMENT NUMBER	PAGE	REV
	24	1.0












THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.


DRAWING  
Wed Oct 13 09:11:45 2004

AUDIO CODEC			
DOCUMENT NUMBER	PAGE	REV	
	28	1.0	












82551 ETHERNET

DOCUMENT NUMBER	PAGE	REV
	32	1.0








PCI SLOT 2

DRAWING  
Wed Oct 13 09:11:52 2004


DOCUMENT NUMBER	PAGE	REV
	35	1.0








THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.




POWER CONNECTOR DECOUPLING



CAD NOTES: DO NOT PLACE BATTERY  
NEAR MOUNTING HOLES, GROUND, OR VIAS!

BATTERY





THIS DRAWING CONTAINS  
INFORMATION THAT HAS NOT  
BEEN VERIFIED FOR  
MANUFACTURING AS AN END USER  
PRODUCT. INTEL IS NOT  
RESPONSIBLE FOR THE MISUSE  
OF THIS INFORMATION.

DRAWING  
Wed Oct 13 09:11:54 2004

POWER CONN. BATT

DOCUMENT NUMBER	PAGE	REV
	38	1.0











BLANK PART NUMBER: 3.3V COMPATIBLE (IPN A03750-001)  
 PROGRAM FILE FROM D.E. SUBMITTED TO VENDOR  
 PROGRAM PART NUMBER & PLD-FA: A13821-001  
 EPM7064AELC44-10



UCC3 PLACEMENT INSTRUCTIONS: PLACE 1 CAPACITOR BY EACH POWER PIN OF THE EPM7064  
 PLACE 1 CAPACITOR BY EACH LED DISPLAY ANODE



## LPC PORT80 DECODER



THIS DRAWING CONTAINS  
 INFORMATION THAT HAS NOT  
 BEEN VERIFIED FOR  
 MANUFACTURING AS AN END USER  
 PRODUCT. INTEL IS NOT  
 RESPONSIBLE FOR THE MISUSE  
 OF THIS INFORMATION.

DRAWING  
 Wed Oct 13 09:11:56 2004

DOCUMENT NUMBER	PAGE	REV
	43	1.0



# 3.3V STANDBY




3.3VSB REGULATOR  
DVOA INTERFACE


THIS DRAWING CONTAINS  
INFORMATION THAT HAS NOT  
BEEN VERIFIED FOR  
MANUFACTURING AS AN END USER  
PRODUCT. INTEL IS NOT  
RESPONSIBLE FOR THE MISUSE  
OF THIS INFORMATION.

DRAWING  
Wed Oct 13 09:11:56 2004





DOCUMENT NUMBER	PAGE	REV
	44	1.0




# MOUNTING HOLES FOR UATX



# DEBUG LEDS AND SWITCHES



# SPARES



THIS DRAWING CONTAINS INFORMATION THAT HAS NOT BEEN VERIFIED FOR MANUFACTURING AS AN END USER PRODUCT. INTEL IS NOT RESPONSIBLE FOR THE MISUSE OF THIS INFORMATION.

DRAWING  
Wed Oct 13 09:11:58 2004

MOUNTING HOLES/DEBUG

DOCUMENT NUMBER	PAGE	REV
	46	1.0

	8	7	6	5	4	3	2	1
D	*** Signal Cross-Reference for the entire design ***							
	A20GATE	25C1> 18D4<	DV0B.D<0>	98A>	G..SBSTB	27B8> 987<	IDE_RST*	26B3> 37B7< 37D7<
	ADD_CLKOUT	27D6> 9A2<	DV0B.D<11..0>	27B8<	G..SBSTB*	27B8> 987<	IDE_SDA<0>	17C5> 37A7<
	ADD.ID<7..0>	27B3> 9A7<	DV0B.D<1>	98A>	G..ST0	987> 27D6<	IDE_SDA<1>	17C5> 37A7<
	APICD0.LL	18D4<> 19D7<>	DV0B.D<2>	98A>	G..ST1	987> 27D6<	IDE_SDA<2>	17C5> 37A7<
	APICD1.LL	18D4<> 19D7<>	DV0B.D<3>	98A>	G..ST2	987> 27D6<	IDE_SDCS1*	17C5> 37A7<
	AUD_CD_IN_GND	29D1> 26B7<	DV0B.D<4>	9A4>	G..STOP*	9A7<> 27C3<>	IDE_SDCS3*	17C5> 37A7<
	AUD_CD_IN_L	29D1> 26B7<	DV0B.D<5>	98A>	G..WBF*	27C3> 9A7<	IDE_SDD<15..0>	17D5<> 37B5<
	AUD_CD_IN_R	29D1> 26B7<	DV0B.D<6>	9A4>	HD.LED*	26A3> 31D2> 45C2<	IDE_SDDACK*	17C5> 37A7<
	AUD_LINEOUT_L	26B3> 29A8<	DV0B.D<7>	9A7<	HL<10..0>	18B5<> 18B5<>	IDE_SDDREQ	37B7> 17C5<
C	AUD_LINEOUT_R	26B3> 29A8<	DV0B.D<8>	9A4>	HL_PSTB	18B5<> 18B5<>	IDE_SDI0A*	17C5> 37A7<
	AUD.LINEOUT.L	26B3> 29A8<	DV0B.D<9>	9A4>	HL_PSTB*	18B5<> 18B5<>	IDE_SDI0A*	17C5> 37A7<
	AUD.LINEOUT.R	26B3> 29A8<	DV0B.D<10>	9A4>	HLA<31..3>	5D6<> 11D5<>	IDE_SEC.ACT*	37A1> 26B6<
	AUD.LINE.IN.L	29A1> 26B7<	DV0B.D<11>	9A4>	HLA20F*	18D4> 5B4<	IDE_SIORDY	37A7> 17C5<
	AUD.LINE.IN.R	29A1> 26B7<	DV0B.FLD	9A2> 27C8<	HLA05*	5D2<> 11B6<>	KBRST*	25C1> 18D4<
	AUD.LINK_BITCLK	26B2>> 18A6<	DV0B.HSYNC	98A> 27B8<	HLAPICD0	5C5<> 6C8<> 19D5<>	LAN_ACT_LED*	22B3> 23C8<
	AUD.LINK_RST*	18A6> 26B7<	DV0B.VSYNC	98A> 27B8<	HLAPICD1	5C5<> 6C8<> 19D5<>	LAN_CLK	22D1> 18A5<
	AUD.LINK.SDI0	26B2> 18A6<	DVOC.BLNK*	9A4> 27C8<	HLBNR*	5C5<> 11B6<>	LAN.LLED*	22B3> 23C5<
	AUD.LINK.SDI0	18A6> 24C2> 26C7<	DVOC.CLKOUT	9A7> 27B8<	HLBPR*	11B6<> 5C5<	LAN.RDN	22C5> 22C6<
	AUD.LINK.SYNC	18A6> 26B7<	DVOC.CLKOUT*	9A7> 27B8<	HLBRE0*	6A1> 5C5<	LAN.RDP	23C5> 22C6<
B	AUD.MIC_IN_L	29B1> 26B7<	DVOC.D<0>	9A4>	HLBSEL0	5D5> 4C5< 6B8<	LAN_RST	18A5> 22C6<
	AUD.PHONE_IN	29D5> 26B7<	DVOC.D<11..0>	27C8<	HLBSEL1	5D5> 4C5< 6B8<	LAN.RXD0	22C3> 18A5<
	AUD.PHONE_OUT	26B3> 29D8<	DVOC.D<1>	9A4>	HLCPURST*	11B6> 5D5< 6B1< 8B7< 45C6<	LAN.RXD1	22C3> 18A5<
	AUD.SPDIF_OUT	26B2> 29C8<	DVOC.D<2>	9A4>	HLD<63..0>	5D8<> 11D5<>	LAN.RXD2	22C3> 18A5<
	AUD.VREF_OUT	26B3> 29B6<	DVOC.D<3>	9A4>	HLDBSY*	5C2<> 11B6<>	LAN.SPEEDLED*	22B3> 23C5<
	BACKFEED_OUT	26B3> 42A7<	DVOC.D<4>	9A4>	HLDEFER*	11B6<> 5D2<	LAN.TDN	22C3> 23D8<
	BACKFEED_OUT.LATCHED	26B3>	DVOC.D<5>	9A7>	HLDRDY*	5D2<> 11B6<>	LAN.TDP	22C3> 23D8<
	CK_L4M_ICH_SIO	4D2> 19C8> 45B6<	DVOC.D<6>	9A4>	HLFERA*	6C8> 18D4<	LAN.TX00	18A5> 22C6<
	CK_32K_S5CLK	18C4> 25B6<	DVOC.D<7>	9A4>	HLFLUSH*	6D5>	LAN.TXD1	18A5> 22C6<
	CK_33M_CPU.APIC	4C2> 6C8<	DVOC.D<8>	9A4>	HLHIT*	5D2<> 11B6<>	LAN.TXD2	18A5> 22C6<
A	CK_33M_CPU.APIC_2P0V	6C5> 5C5<	DVOC.D<9>	9A4>	HLHIT*	5D2<> 11B6<>	L.AD<3..0>	18C4<> 18D2<> 24D4<> 25C6<> 43C6<
	CK_33M_ICH.APIC	4D2> 19C8<	DVOC.D<10>	9A4>	HLIGNNE*	18D4> 5B4<	L.DR0*	25C6> 18C4<
	CK_48M_GMCH.DOT	4A2> 9D3<	DVOC.D<11>	9A4>	HLINIT*	18D4> 5D5< 6D8> 24A7<	L.DR01*	18D2> 18C4<
	CK_66M		DVOC.FLD	9A4> 27D8<	HLINTR	18D4> 5D5<	L.FRAME*	18C4> 18D2> 24C7> 25C6< 43B8<


	8	7	6	5	4	3	2	1		
D	*** Part Cross-Reference for the entire design ***									
	BT9E1 BATT_HLDR_2PIN 38									
	C1D1 MCE_CAPN	29	C2F3 CAPN	22	C3E7 MCE_CAPN	4	C4J6 CAP-P	39		
	C1D2 MCE_CAPN	29	C2F4 CAPN	22	C3E8 MCE_CAPN	41	C4J7 CAP-P	39		
	C1D3 MCE_CAPN	29	C2F5 MCE_CAPN	23	C3E9 MCE_CAPN	4	C4J8 CAP-P	39		
	C1D4 MCE_CAPN	29	C2F6 MCE_CAPN	23	C3E10 CAPN	4	C4K1 MCE_CAPN	7		
	C1D5 CAPN	28	C2G1 MCE_CAPN	23	C3E11 MCE_CAPN	4	C4K2 MCE_CAPN	7		
	C1D6 MCE_CAPN	29	C2G2 MCE_CAPN	23	C3F1 CAP-P	13	C4L1 MCE_CAPN	7		
	C1D7 MCE_CAPN	28	C2G3 MCE_CAPN	21	C3F2 MCE_CAPN	48	C4L2 MCE_CAPN	7		
	C1D8 MCE_CAPN	28	C2G4 MCE_CAPN	21	C3G1 MCE_CAPN	48	C4L3 CAPN	7		
	C1D9 MCE_CAPN	28	C2G5 MCE_CAPN	32	C3G2 CAPN	48	C4L4 CAPN	7		
	C1D10 CAPN	28	C2G6 MCE_CAPN	32	C3G3 CAP-P	48	C4L5 CAPN	7		
	C1E1 CAPN	29	C2G7 MCE_CAPN	21	C3H1 CAP-P	48	C4L6 MCE_CAPN	7		
	C1E2 CAPN	29	C2G8 MCE_CAPN	21	C3J1 CAP-P	48	C4L7 MCE_CAPN	7		
	C1E3 CAPN	22	C2G9 MCE_CAPN	32	C3J2 CAPN	39	C4N1 MCE_CAPN	12		
	C1E4 MCE_CAPN	22	C2G10 CAP-P	20	C3J3 CAPN	38	C4N2 MCE_CAPN	11		
	C1E5 CAPN	29	C2G11 MCE_CAPN	32	C3J4 CAPN	7	C4N3 MCE_CAPN	12		
	C1E6 CAPN	23	C2H1 MCE_CAPN	25	C3J5 CAP-P	39	C4N4 MCE_CAPN	12		
	C1F1 CAPN	23	C2H2 MCE_CAPN	25	C3P1 MCE_CAPN	4	C4N5 MCE_CAPN	11		
	C1F2 MCE_CAPN	23	C2H3 MCE_CAPN	25	C3P2 MCE_CAPN	4	C4N6 MCE_CAPN	12		
	C1F3 MCE_CAPN	29	C2H4 MCE_CAPN	25	C3P3 MCE_CAPN	4	C4N7 MCE_CAPN	12		
	C1F4 MCE_CAPN	29	C2H5 MCE_CAPN	40	C3P4 MCE_CAPN	4	C4N8 MCE_CAPN	11		
	C1F5 CAPN	23	C2H6 MCE_CAPN	25	C3P5 MCE_CAPN	4	C4N9 MCE_CAPN	12		
	C1F6 MCE_CAPN	29	C2H7 MCE_CAPN	25	C3P6 MCE_CAPN	4	C4N10 MCE_CAPN	12		
	C1J1 CAPN	31	C2H8 MCE_CAPN	25	C3P7 MCE_CAPN	4	C4N11 MCE_CAPN	12		
	C1J2 CAPN	31	C2H9 MCE_CAPN	25	C3P8 MCE_CAPN	4	C4N12 MCE_CAPN	12		
	C1J3 CAPN	31	C2H10 MCE_CAPN	9	C3P9 MCE_CAPN	4	C4N13 MCE_CAPN	11		
	C1J4 CAPN	31	C2H11 MCE_CAPN	9	C3P10 MCE_CAPN	4	C4N14 MCE_CAPN	11		
	C1J5 CAPN	31	C2H12 MCE_CAPN	9	C3P11 MCE_CAPN	4	C4N15 MCE_CAPN	12		
	C1J6 CAPN	31	C2H13 MCE_CAPN	9	C3T1 MCE_CAPN	35	C4N16 MCE_CAPN	11		
	C1P1 MCE_CAPN	29	C2H14 MCE_CAPN	9	C3U1 MCE_CAPN	32	C4N17 MCE_CAPN	11		
	C1P2 MCE_CAPN	29	C2H15 CAPN	9	C3U2 MCE_CAPN	32	C4N18 MCE_CAPN	11		
	C1R1 MCE_CAPN	28	C2H16 CAPN	9	C3U3 MCE_CAPN	32	C4N19 MCE_CAPN	11		
	C1R2 MCE_CAPN	28	C2H17 MCE_CAPN	9	C3U4 MCE_CAPN	32	C4N20 MCE_CAPN	11		
	C1R3 MCE_CAPN	28	C2H18 CAPN	9	C4A1 MCE_CAPN	32	C4N21 MCE_CAPN	11		
	C1R4 MCE_CAPN	28	C2H19 CAPN	9	C4A2 MCE_CAPN	32	C4N22 MCE_CAPN	11		
	C1R5 MCE_CAPN	28	C2J1 CAPN	9	C4A3 CAPN	32	C4N23 MCE_CAPN	11		
	C2A1 CAP-P	34	C2J2 MCE_CAPN	30	C4B1 CAP-P	34	C4N24 MCE_CAPN	11		
	C2A2 CAP-P	33	C2N1 MCE_CAPN	23	C4C1 MCE_CAPN	33	C4P1 MCE_CAPN	12		
	C2A3 MCE_CAPN	35	C2N2 MCE_CAPN	23	C4C2 CAP-P	33	C4P2 MCE_CAPN	12		
	C2B1 MCE_CAPN	35	C2N3 MCE_CAPN	23	C4D1 MCE_CAPN	27	C4T1 MCE_CAPN	34		
	C2B2 CAP-P	27	C2P1 MCE_CAPN	22	C4D2 MCE_CAPN	27	C4U1 MCE_CAPN	32		
	C2B3 CAP-P	34	C2P2 MCE_CAPN	23	C4D3 MCE_CAPN	34	C4U2 MCE_CAPN	32		
	C2B4 MCE_CAPN	34	C2P3 MCE_CAPN	23	C4D4 MCE_CAPN	27	C4U3 MCE_CAPN	32		
	C2C1 MCE_CAPN	34	C2S1 MCE_CAPN	33	C4E1 CAP-P	41	C4U4 MCE_CAPN	32		
	C2C2 CAP-P	33	C2T1 MCE_CAPN	34	C4E2 MCE_CAPN	41	C4U5 MCE_CAPN	32		
	C2C3 CAP-P	35	C2T2 MCE_CAPN	34	C4E3 MCE_CAPN	41	C4U6 MCE_CAPN	32		
	C2C4 MCE_CAPN	33	C2T3 MCE_CAPN	35	C4E4 MCE_CAPN	41	C5A1 MCE_CAPN	35		
	C2C5 CAPN	28	C3A1 CAPN	32	C4E5 MCE_CAPN	12	C5B1 CAP-P	34		
	C2C6 MCE_CAPN	29	C3A2 MCE_CAPN	32	C4E6 MCE_CAPN	41	C5C1 MCE_CAPN	27		
	C2C7 CAPN	28	C3A3 CAPN	32	C4E7 MCE_CAPN	12	C5C2 CAP-P	33		
	C2C8 MCE_CAPN	29	C3A4 MCE_CAPN	32	C4E8 MCE_CAPN	12	C5C3 MCE_CAPN	34		
	C2C9 MCE_CAPN	29	C3B1 MCE_CAPN	35	C4F1 MCE_CAPN	13	C5C4 MCE_CAPN	33		
	C2D1 CAPN	28	C3B2 CAP-P	35	C4F2 MCE_CAPN	12	C5C5 MCE_CAPN	33		
	C2D2 CAPN	28	C3B3 MCE_CAPN	35	C4F3 MCE_CAPN	9	C5D1 CAP-P	27		
	C2D3 MCE_CAPN	29	C3C1 CAP-P	27	C4F4 MCE_CAPN	9	C5D2 CAPN	27		
	C2D4 MCE_CAPN	28	C3C2 MCE_CAPN	34	C4F5 MCE_CAPN	41	C5D3 MCE_CAPN	27		
	C2D5 CAP-P	28	C3C3 MCE_CAPN	33	C4F6 MCE_CAPN	13	C5E1 CAP-P	28		
	C2D6 CAPN	28	C3C4 MCE_CAPN	33	C4F7 MCE_CAPN	41	C5E2 MCE_CAPN	41		
	C2D7 CAPN	28	C3D1 CAP-P	35	C4G1 MCE_CAPN	41	C5E3 CAP-P	41		
	C2D8 MCE_CAPN	28	C3D2 CAP-P	35	C4G2 CAPN	11	C5E4 MCE_CAPN	13		
	C2D9 MCE_CAPN	28	C3D3 CAP-P	27	C4G3 MCE_CAPN	7	C5E6 MCE_CAPN	13		
	C2D10 MCE_CAPN	28	C3D4 MCE_CAPN	27	C4G4 MCE_CAPN	7	C5E7 MCE_CAPN	13		
	C2D11 MCE_CAPN	28	C3D5 MCE_CAPN	35	C4H1 MCE_CAPN	7	C5E8 CAPN	9		
	C2E1 CAPN	29	C3D6 MCE_CAPN	27	C4H2 MCE_CAPN	7	C5E9 MCE_CAPN	18		
	C2E2 MCE_CAPN	33	C3D7 CAPN	4	C4H3 MCE_CAPN	7	C5F1 MCE_CAPN	18		
	C2E3 MCE_CAPN	23	C3E1 CAPN	4	C4H4 MCE_CAPN	7	C5F2 MCE_CAPN	18		
	C2F1 CAPN	23	C3E2 MCE_CAPN	4	C4J1 MCE_CAPN	7	C5F3 MCE_CAPN	18		
	C2F2 MCE_CAPN	23	C3E3 MCE_CAPN	4	C4J2 MCE_CAPN	7	C5F4 MCE_CAPN	18		
			C3E4 CAPN	4	C4J3 MCE_CAPN	7	C5F5 MCE_CAPN	18		
			C3E5 MCE_CAPN	4	C4J4 MCE_CAPN	7	C5F6 MCE_CAPN	18		
			C3E6 MCE_CAPN	4	C4J5 MCE_CAPN	48	C5G1 MCE_CAPN	11		
									</	

	8	7	6	5	4	3	2	1
D	C5G2 MCE_CAPN 11 C5G3 MCE_CAPN 11 C5G4 MCE_CAPN 7 C5G5 MCE_CAPN 7 C5G6 MCE_CAPN 7 C5G7 MCE_CAPN 7 C5G8 MCE_CAPN 7 C5G9 MCE_CAPN 7 C5J1 MCE_CAPN 7 C5J2 MCE_CAPN 7 C5J3 MCE_CAPN 7 C5J4 MCE_CAPN 7 C5J5 MCE_CAPN 7 C5J6 CAPN 39 C5J7 CAP-P 39 C5J8 CAP-P 39 CSK1 MCE_CAPN 6 CSK2 MCE_CAPN 6 CSK3 MCE_CAPN 7 CSK4 MCE_CAPN 6 CSL1 MCE_CAPN 11 CSL2 MCE_CAPN 7 CSL3 MCE_CAPN 7 CSL4 MCE_CAPN 7 CSL5 MCE_CAPN 7 CSL6 MCE_CAPN 7 CSL7 MCE_CAPN 7 CSL8 MCE_CAPN 7 CSL9 MCE_CAPN 7 CSL10 CAPN 7 CSL11 MCE_CAPN 7 CSL12 MCE_CAPN 7 CSL13 CAPN 7 CSL14 MCE_CAPN 7 CSL15 MCE_CAPN 7 CSL16 MCE_CAPN 7 CSL17 MCE_CAPN 7 CSL18 MCE_CAPN 7 CSL19 MCE_CAPN 7 CSL20 MCE_CAPN 7 CSL21 MCE_CAPN 7 CSN1 MCE_CAPN 12 CSN2 MCE_CAPN 11 CSN3 MCE_CAPN 10 CSN4 MCE_CAPN 12 CSN5 MCE_CAPN 11 CSN6 MCE_CAPN 11 CSN7 MCE_CAPN 11 CSN8 MCE_CAPN 10 CSN9 MCE_CAPN 10 CSN10 MCE_CAPN 10 CSN11 MCE_CAPN 15 CSN12 MCE_CAPN 10 CSN13 MCE_CAPN 10 CSN14 MCE_CAPN 10 CSN15 MCE_CAPN 10 CSN16 MCE_CAPN 10 CSN17 MCE_CAPN 11 CSN18 MCE_CAPN 10 CSN19 MCE_CAPN 11 CSN20 MCE_CAPN 10 CSN21 MCE_CAPN 13 CSN22 MCE_CAPN 11 CSN23 MCE_CAPN 11 CSN24 MCE_CAPN 11 CSN25 MCE_CAPN 10 CSP1 MCE_CAPN 12 CST1 MCE_CAPN 27 C6A1 CAPN 43 C6A2 CAPN 43	C6A3 CAPN 43 C6A4 CAPN 43 C6D1 CAPN 40 C6D2 MCE_CAPN 40 C6E1 CAP-P 42 C6E2 CAP-P 13 C6F1 MCE_CAPN 13 C6F2 MCE_CAPN 15 C6G1 CAP-P 5 C6J1 CAPN 39 C6J2 CAPN 7 C6M1 MCE_CAPN 15 C6M2 MCE_CAPN 15 C6M3 MCE_CAPN 15 C6M4 MCE_CAPN 16 C6M5 MCE_CAPN 15 C6N1 MCE_CAPN 15 C6N2 MCE_CAPN 16 C6N3 MCE_CAPN 10 C6N4 MCE_CAPN 15 C6N5 MCE_CAPN 15 C6N6 MCE_CAPN 15 C6N7 MCE_CAPN 15 C6P1 MCE_CAPN 16 C6P2 MCE_CAPN 15 C6P3 MCE_CAPN 15 C6P4 MCE_CAPN 16 C6R1 MCE_CAPN 24 C6R2 MCE_CAPN 24 C6R3 MCE_CAPN 24 C6R4 MCE_CAPN 24 C6R5 MCE_CAPN 24 C6T1 CAPN 43 C6T2 CAPN 43 C6U1 CAPN 43 C7R1 CAP-P 21 C7D1 MCE_CAPN 40 C7D2 MCE_CAPN 40 C7D3 MCE_CAPN 40 C7E1 CAP-P 41 C7E2 CAPN 41 C7G1 CAP-P 42 C7H1 CAPN 39 C7H2 CAPN 39 C7H3 CAPN 39 C7H4 CAPN 39 C7H5 CAPN 39 C7J3 MCE_CAPN 39 C7J5 MCE_CAPN 39 C7K1 MCE_CAPN 39 C7K2 MCE_CAPN 39 C7K3 MCE_CAPN 45 C7L1 MCE_CAPN 30 C7L2 MCE_CAPN 30 C7M1 MCE_CAPN 16 C7M2 MCE_CAPN 15 C7M3 MCE_CAPN 16 C7M4 MCE_CAPN 16 C7M5 MCE_CAPN 15 C7N1 MCE_CAPN 16 C7N2 MCE_CAPN 16 C7N3 MCE_CAPN 15 C7M4 MCE_CAPN 16 C7N5 MCE_CAPN 16 C7N6 MCE_CAPN 16 C7N7 MCE_CAPN 16 C7N8 MCE_CAPN 16 C7P1 MCE_CAPN 15 C7P2 MCE_CAPN 16 C7P3 MCE_CAPN 16	C7P4 MCE_CAPN 15 C7R1 MCE_CAPN 17 C7R2 MCE_CAPN 17 C7R3 MCE_CAPN 17 C7R4 MCE_CAPN 17 C7R5 MCE_CAPN 17 C7S1 MCE_CAPN 17 C7S2 MCE_CAPN 17 C7S3 MCE_CAPN 17 C7S4 MCE_CAPN 17 C7T1 CAPN 43 C8A1 MCE_CAPN 25 C8A2 MCE_CAPN 25 C8A3 MCE_CAPN 30 C8A4 MCE_CAPN 30 C8A5 MCE_CAPN 25 C8A6 MCE_CAPN 25 C8B1 MCE_CAPN 25 C8B2 CAPN 26 C8B3 MCE_CAPN 25 C8B4 MCE_CAPN 26 C8D1 MCE_CAPN 18 C8D2 MCE_CAPN 18 C8D3 MCE_CAPN 17 C8D4 CAP-P 44 C8E1 CAPN 41 C8E2 MCE_CAPN 44 C8F1 CAP-P 42 C8H1 MCE_CAPN 30 C8J1 MCE_CAPN 30 C8J2 MCE_CAPN 39 C8J3 CAP-P 38 C8K1 MCE_CAPN 39 C8K2 MCE_CAPN 39 C8K3 CAPN 39 C8K4 CAPN 39 C8K5 CAPN 39 C8L1 MCE_CAPN 30 C8R1 MCE_CAPN 17 C8R2 MCE_CAPN 17 C8R3 MCE_CAPN 17 C8R4 MCE_CAPN 17 C8R5 MCE_CAPN 17 C8R6 MCE_CAPN 17 C8R7 MCE_CAPN 17 C8R8 MCE_CAPN 17 C8R9 MCE_CAPN 17 C8S1 MCE_CAPN 25 C8S2 MCE_CAPN 25 C8S3 MCE_CAPN 31 C8S4 MCE_CAPN 17 C8S5 MCE_CAPN 18 C8S6 MCE_CAPN 18 C8S7 MCE_CAPN 18 C8S8 MCE_CAPN 18 C8S9 MCE_CAPN 17 C8S10 MCE_CAPN 17 C8S11 MCE_CAPN 17 C8S12 MCE_CAPN 17 C8S13 MCE_CAPN 17 C8S14 CAPN 18 C8T1 MCE_CAPN 25 C8T2 MCE_CAPN 26 C8T3 MCE_CAPN 26 C8T4 MCE_CAPN 25 C8T5 MCE_CAPN 26 C9A1 MCE_CAPN 25 C9A2 MCE_CAPN 25 C9A3 MCE_CAPN 25 C9A4 MCE_CAPN 25	C9C1 MCE_CAPN 31 C9C2 CAP-P 19 C9C3 MCE_CAPN 18 C9C4 MCE_CAPN 19 C9C5 CAP-P 25 C9C6 CAPN 31 C9D1 CAPN 31 C9D2 MCE_CAPN 30 C9E1 MCE_CAPN 44 C9F1 MCE_CAPN 37 C9F2 MCE_CAPN 37 C9G1 CAP-P 38 C9G2 CAP-P 38 C9G3 MCE_CAPN 38 C9H1 MCE_CAPN 38 C9H2 MCE_CAPN 38 C9H3 MCE_CAPN 38 C9H4 MCE_CAPN 38 C9H5 MCE_CAPN 38 C9H6 MCE_CAPN 38 C9H7 MCE_CAPN 38 C9H8 MCE_CAPN 38 C9H9 MCE_CAPN 38 C9H10 MCE_CAPN 38 C9H11 MCE_CAPN 38 C9J1 MCE_CAPN 38 C9J2 MCE_CAPN 38 C9J3 MCE_CAPN 38 C9J4 MCE_CAPN 38 C9J5 MCE_CAPN 38 C9K1 MCE_CAPN 38 C9T1 MCE_CAPN 25 CP2E1 CPAK4C4C 4 CP2E2 CPAK4C4C 4 46 CP2E3 CPAK4C4C 4 CP9C1 CPAK4C4C 31 CR3E1 D10SOT23C 41 CR3H1 MBRD1035CTL 40 CR7A1 LED 46 CR7A2 LED 46 CR7A3 LED 46 CR7J1 MCE_ZENER_SP 39 CR8A1 LED 46 CR8A2 LED 46 CR8A3 LED 46 CR8A4 LED 46 CR8A1 LED 46 CR8A2 LED 46 CR9A2 LED 46 CR9D1 D10SOT23C 38 FB1C1 FERRITE 29 FB1E1 FERRITE 29 FB1E2 FERRITE 29 FB2C1 FERRITE 29 FB2D1 FERR-BD 28 FB2H1 FERR-BD 9 FB2H2 FERR-BD 9 FB2H3 FERR-BD 9 FB2J1 FERR-BD 31 FB2J2 FERR-BD 31 FB2J3 FERR-BD 31 FB2J4 FERR-BD 20 FB2J5 FERR-BD 31 FB3D1 FERRITE 4 FB3E1 FERRITE 4 HS4F1 HEATSINK_4P 13 J1C1 2X3HOR3 29 J1E1 RCA_JACK_RW 29 J1F1 CONN_TOS_RCA 29 J1F2 FE_MAGJACK3_10 21 23 J1G1 FE_MAGJACK3_10 21 32				
C								
B								
A								
	8	7	6	5	4	3	2	1
								DOCUMENT NUMBER
								PAGE
								50
								REV

D		J1H1 CONN24_A28952003 9 25	08A1 NPN 30	R3A4 RESN 32	R4E16 RESN 14						
		J1J1 PS2STACK 31	08H1 NPN 30	R3A5 RESN 32	R4F1 RESN 9						
		J2C1 1X4HDR 28	08J1 MBT3904DUAL 39	R3A6 RESN 32	R4F2 RESN 9						
		J2D1 1X4HDR_COLOR 29	09G1 MBT3904DUAL 42	R3A7 RESN 32	R4F3 RESN 9						
	J2E1 1X4HDR 29	09J1 NPN 8	R3A8 RESN 32	R4F4 RESN 9							
	J2E2 1X4HDR_COLOR 29	09J2 MBT3904DUAL 8	R3A9 RESN 32	R4F5 RESN 9							
	J2F1 CONN40_EBB1_500 44	R1C1 RESN 29	R3B1 RESN 35	R4F6 RESN 9							
	J2F2 1X4HDR 14	R1D1 RESN 28	R3C1 RESN 34	R4F7 RESN 9							
	J2J1 1X3HDR 30	R1D2 RESN 28	R3C2 RESN 33	R4F8 RESN 9							
	J5C1 1X4HDR 18	R1E1 RESN 29	R3E1 RESN 4	R4F9 RESN 41							
	J5D1 1X4HDR 14	R1E2 RESN 29	R3E2 RESN 4	R4F10 RESN 11							
	J6B1 CONPCI 34	R1E3 RESN 23	R3E3 RESN 4	R4F11 RESN 11							
	J6B2 CONPCI 35	R1F1 RESN 23	R3E4 RESN 4	R4F12 RESN 11							
	J6C1 CONPCI 33	R1F2 RESN 29	R3E5 RESN 4	R4F13 RESN 11							
	J6C2 2X7HDR12 18	R1F3 RESN 29	R3E6 RESN 4	R4F14 RESN 11							
	J6D1 1X3HDR 24	R1F4 RESN 29	R3E7 RESN 4	R4K1 RESN 6							
	J6D2 CONAGP1_SV 27	R2C1 RESN 28	R3E8 RESN 4	R4K2 RESN 6							
	J6F1 MCE_S0D1MM 15	R2C2 RESN 28	R3E9 RESN 4	R4K3 RESN 6							
	J7A1 2X5HDR9 21	R2C3 RESN 29	R3E10 RESN 4	R4K4 RESN 6							
	J7D1 2X6HDR10 31	R2C4 RESN 29	R3E11 RESN 4	R4K5 RESN 6							
	J7J1 ITP32 45	R2C5 RESN 28	R3E12 RESN 4	R5A1 RESN 35							
	J8A1 1X3HDR 30	R2D1 RESN 28	R3E13 RESN 4	R5B1 RESN 35							
	J8E1 1X2HDR 18	R2D2 RESN 28	R3E14 RESN 4	R5B2 RESN 34							
	J8H1 1X3HDR 30	R2E1 RESN 4	R3E15 RESN 4	R5C1 RESN 34							
	J9A1 2X5HDR10 25	R2E2 RESN 4	R3E16 RESN 4	R5C2 RESN 33							
	J9D1 2X5HDR10 31	R2E3 RESN 29	R3E17 RESN 4	R5C3 RESN 33							
	J9F1 2X20HDR20 37	R2E4 RESN 29	R3E18 RESN 4	R5D1 RESN 27							
	J9F2 2X20HDR20 37	R2E5 RESN 22	R3E19 RESN 4	R5D2 RESN 27							
	J9H1 2X10PWR 38	R2E6 RESN 22	R3E20 RESN 4	R5D3 RESN 27							
	L1E1 INDUCTOR 22	R2E7 RESN 22	R3E21 RESN 4	R5D4 RESN 27							
	L2F1 IND_4PIN 21	R2E8 RESN 22	R3E22 RESN 4	R5E1 RESN 42							
	L2F2 IND_4PIN 21	R2E9 RESN 22	R3E23 RESN 41	R5E2 RESN 42							
	L2G1 IND_4PIN 21	R2E10 RESN 28	R3E24 RESN 4	R5E3 RESN 42							
	L2G2 IND_4PIN 21	R2F1 RESN 22	R3E25 RESN 4	R5E4 RESN 13							
	L3F1 INDUCTOR 13	R2F2 RESN 22	R3F1 RESN 40	R5E5 RESN 13							
	L3G1 INDUCTOR 40	R2F3 RESN 23	R3F2 RESN 40	R5E6 RESN 9							
	L3J1 INDUCTOR 40	R2F4 RESN 21	R3F3 RESN 40	R5E7 RESN 9							
	L6F1 INDUCTOR 13	R2F5 RESN 21	R3F4 RESN 40	R5E8 RESN 13							
	L6H1 INDUCTOR 6	R2F6 RESN 21	R3G1 RESN 40	R5E9 RESN 9							
	L6J1 INDUCTOR 39	R2F7 RESN 21	R3H1 RESN 40	R5E10 RESN 9							
	MH1 STD_MTG_HOLE 46	R2G1 RESN 23	R3J1 RESN 30	R5E11 RESN 9							
	MH1A1 STD_MTG_HOLE 46	R2G2 RESN 20	R3J2 RESN 30	R5E12 RESN 9							
	MH1C1 STD_MTG_HOLE 46	R2G3 RESN 20	R4A1 RESN 32	R5F1 RESN 10							
	MH1E1 STD_MTG_HOLE 46	R2G4 RESN 32	R4B1 RESN 35	R5F2 RESN 10							
	MH2J1 STD_MTG_HOLE 46	R2G5 RESN 20	R4B2 RESN 35	R5F3 RESN 10							
	MH7A1 STD_MTG_HOLE 46	R2G6 RESN 20	R4B3 RESN 35	R5F4 RESN 10							
	MH7E1 STD_MTG_HOLE 46	R2G7 RESN 21	R4C1 RESN 34	R5F5 RESN 10							
	MH9A1 STD_MTG_HOLE 46	R2G8 RESN 21	R4C2 RESN 34	R5G1 RESN 11							
	MH9E1 STD_MTG_HOLE 46	R2G9 RESN 21	R4C3 RESN 34	R5G2 RESN 11							
	MH9J1 STD_MTG_HOLE 46	R2G10 RESN 20	R4C4 RESN 35	R5G3 RESN 11							
	Q2E1 PNP 22	R2G11 RESN 21	R4C5 RESN 34	R5G4 RESN 6							
	Q2G1 MBT3904DUAL 20	R2G12 RESN 32	R4C6 RESN 33	R5G5 RESN 6							
	Q3E1 NPN 4	R2H1 RESN 40	R4C7 RESN 33	R5J1 RESN 6							
	Q3F1 NPN 41	R2H2 RESN 9	R4C8 RESN 33	R5J2 RESN 6							
	Q3G1 PZT751 41	R2H3 RESN 9	R4C9 RESN 33	R5K1 RESN 6							
	Q3H1 NTD4302 40	R2H4 RESN 9	R4E1 RESN 41	R5K2 RESN 6							
	Q3J1 NPN 30	R2H5 RESN 9	R4E2 RESN 41	R5K3 RESN 6							
	Q3J2 NPN 30	R2H6 RESN 9	R4E3 RESN 41	R5K4 MCE_RES 6							
	Q4E1 HEXFET 41	R2H7 RESN 9	R4E4 RESN 41	R5K5 RESN 6							
	Q5E1 MBT3904DUAL 42	R2H8 RESN 9	R4E5 RESN 41	R5K6 RESN 6							
	Q5E2 HEXFET 41	R2H9 RESN 9	R4E6 RESN 41	R5K7 MCE_RES 6							
	Q6D1 FET 24	R2J1 RESN 9	R4E7 RESN 41	R5K8 RESN 5							
	Q7B1 FET 46	R2J2 RESN 31	R4E8 RESN 9	R5K9 RESN 6							
	Q7C1 MBT3904DUAL 24	R2J3 RESN 31	R4E9 RESN 9	R5K10 RESN 6							
	Q7D1 MBT3904DUAL 40	R2J4 RESN 31	R4E10 RESN 14	R5K11 RESN 6							
	Q7H1 IRF7811 39	R2J5 RESN 31	R4E11 RESN 14	R5K12 RESN 6							
	Q7H2 IRF7811 39	R2J6 RESN 20	R4E12 RESN 9	R5K13 MCE_RES 6							
	Q7J1 MCE_M0SFETN 39	R3A1 RESN 32	R4E13 RESN 9	R5L1 MCE_RES 6							
	Q7J2 MCE_M0SFETN 39	R3A2 RESN 32	R4E14 RESN 13	R6C1 RESN 18							
	Q7J3 MCE_M0SFETN 39	R3A3 RESN 32	R4E15 RESN 14	R6C2 RESN 24							
B											
A											
		8	7	6	5	4	3	2	1		
								DOCUMENT NUMBER	PAGE	REV	
									51		



--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--